We demonstrate logic and memory elements based on an in-plane clamped-clamped microbeam resonator. The microresonator is electrostatically actuated through a drive electrode and the motional signal is capacitively sensed at a sense electrode, while the resonance characteristics are modulated by dc voltage pulses provided at two separate partial electrodes, independent of the drive/sense electrodes. For the logic applications, we use two separate electrodes to provide dc voltages defined as the logic inputs. The high (low) motional signal at on-resonance (off-resonance) state is defined as the logic output state ''1'' (''0''). For the memory operation, two stable vibrational states, high and low, within the hysteretic regime are defined as the memory states, ''1'' and ''0,'' respectively. We take advantage of the split electrode configuration to provide positive and negative dc voltage pulses selectively to set/reset the memory states (''1''/''0'') without affecting the driving and sensing terminals. Excluding the energy cost for supporting electronics, these devices consume energy in tens of picojoules per logic/memory operation. Furthermore, the devices are fabricated using silicon-on-insulator wafers, have the potential for on-chip integration, and operate at moderate pressure (∼1 Torr) and room temperature.
I. INTRODUCTION
U NPRECEDENTED computational power offered by the solid-state electronics had outperformed the early generation of mechanical computing devices [1] , [2] in terms of speed of operation, energy consumption, and data density. However, in the era of Internet of Things, where energy efficiency is one of the important figures of merit, alternative data processors are highly sought after to circumvent the well-known power density problems of the popular complementary-metal-oxide-semiconductor (CMOS) technology.
Although limited by the mechanical delay, micro/ nanoelectromechanical systems (M/NEMS) relays offer tantalizing prospect of ultraenergy efficient computing due to virtually zero off-state leakage, and this important property has revived the notion of mechanical computing in the last two decades [3] - [10] . However, these devices suffer from some critical issues, such as durability, high contact resistance, contact reliability, and failure due to surface forces. In addition to relays, there is also a growing interest in M/NEMS dynamic resonators for logic computation and data storage [11] - [33] , despite their limitations in terms of operation speed and complexity in building combinational logic circuits. M/NEMS resonator-based dynamic data storage was first presented in [12] utilizing the bi-stable vibration characteristics while operating the resonator in the nonlinear regime. Two stable vibration states within the hysteresis regime were defined as memory states 1/0, where the memory states were set/reset by a square wave signal. Subsequently, others have also proposed dynamic memory elements on nonlinear M/NEMS resonator utilizing phase modulation [13] , dc bias modulation [16] , [27] , ac excitation amplitude modulation [17] , [20] , [23] , magnetic field modulation [24] , and electrothermal modulation [29] . Although the idea of M/NEMS resonator-based logic device was proposed in [11] as a potential candidate for ultralow power computing, the first experimental demonstration of such logic gate was presented in [12] where a coupled cantilever was excited piezoelectrically and the output signal was detected optically. The authors defined the high (low) amplitude response of the resonator at on-resonance (off-resonance) state as the logic output 1 (0). Later, a nonlinear NEMS resonator was used to realize a noise assisted and reprogrammable 2-b logic device [14] . Mahboob et al. [21] utilized parametric excitation scheme on a single micromechanical resonator to realize a multifunctional logic element and demonstrated 2-b and multibit complex logic operations. Also, several components of a microcomputer, namely, byte memory, shift register, and a controlled-NOT gate have been implemented in [22] based on the higher order modes of parametrically excited NEMS resonator. Using four coupled nanoresonators operating in the linear region, a reversible logic gate, Fredkin gate, has been realized for the first time [25] . Others have combined both memory and logic operations simultaneously using a nonlinear MEMS resonator [26] .
Since the operation of these devices is based on their dynamic properties (vibration amplitude or phase) for both logic computation and data storage with no metal contact involved, they are free from many critical issues faced by the M/NEMS relay-based devices. Moreover, the promise of ultralow power operation [11] , [25] , parallel computation [21] , run time reprogrammability [18] , [28] , and reversible logic computation [25] has made M/NEMS resonators appealing alternatives to existing switching and memory technologies.
Despite the growing interest in this field, a single conceptual framework to build different functional elements of a standard computing machine, such as memory, logic gates, and complex digital blocks, has not been established thus far. Pursuant to this goal, in this paper, we introduce a clampedclamped microbeam resonator with partial electrodes and develop a new design and operation paradigm, tailored to this device, to realize flexible, logic, and memory devices. Unlike the works in [28] - [32] , the stiffness modulation here is not done using electrothermal actuation, but rather electrostatic actuation using specially designed and optimized partial electrodes. Hence, the limitations of electrothermal actuation, such as higher power consumption and slow response, are minimized. Also, the use of independent ports for ac and dc signals eliminates the need for integration of bulky passives, such as, ac-coupling capacitors and inductors. Moreover, some active electronics, such as summing amplifiers, are not required to combine logic inputs and/or RF signals, as previously reported [26] .
The rest of this paper is organized as follows. The device operation principles and experimental results, based on two case studies, are presented in Section II. The first case demonstrates two-input logic devices on a linear resonator, and the second one demonstrates a memory element based on a nonlinear resonator. Important aspects of the demonstrated applications and design tradeoffs are discussed in Section III. Finally, the paper is concluded in Section IV. Fig. 1(a) shows a schematic of the microbeam resonator under study with all the electrodes and dimensions. The basic principles to perform logic/memory operations rely on the dc modulation of the resonance frequency of the clampedclamped microbeam. In order to understand the effect of such dc loading on the resonance frequency of the resonator, we consider the equation of motion for the system shown in Fig. 1(b) using a lumped parameter model [33] . Hence, the undamped equation of motion is
II. DEVICE OPERATION PRINCIPLES AND CASE STUDIES
where m is mass and k is the stiffness of the resonator. V DC is the voltage difference between the microbeam and the drive/sense electrodes and V a = V DC − V A and V b = V DC − V B are the voltage difference between the microbeam and the respective partial electrodes. In order to obtain the static equilibrium position δ, we replace x by the constant δ in (1)
Next, we perturb the motion around the equilibrium poison. Hence, we use x(t) = u(t) + δ, where u(t) is dynamic deflection, in (1) to obtain
Next, we expand the electrostatic force terms in Taylor series expansions, retain the linear terms only, and drop the static terms of (2), which yield
where the effective stiffness k eff is given by
Finally, the linear natural frequency of the resonator can be expressed in (6) , as shown at the bottom of this page.
Next, the resonance frequency shift against input gate voltages V A /V B from (6) is shown in Fig. 1(c) . The stiffness k of the clamped-clamped beam under fully distributed uniform load is calculated using k = (384EI)/l 3 , where E is the modulus of elasticity, I is the moment of inertia, and l is the length of the beam. Note that the clamped-clamped beam resonator under electrostatic actuation is never under uniform load, and hence the stiffness value obtained here is used as an approximation to predict the trend of frequency shift. The effective mass m is estimated from (6) using the experimental value of ω n (74.10 kHz) for the zero gate input (V A = V B = 0) case. We observe from Fig. 1(c) that an increase in the value of gate voltages results in an increase in (1, 1) cases, an increasing frequency shift is observed for increasing the gate voltages. We exploit this frequency modulation capability to implement logic and memory elements as detailed in the following sections. Fig. 2 shows an SEM image of the fabricated device and the experimental setup for the demonstration of logic operations. The microbeam is biased with a dc voltage source, and electrostatically driven at resonance by an ac signal provided at the drive electrode by the network analyzer. This generates a displacement current (motional signal), which is capacitively sensed by the sense electrode and coupled to the input port of the network analyzer after amplification through the low noise amplifier (LNA) for transmission signal S 21 measurements. The details of the fabrication process can be found in [28] .
A. CASE STUDY 1 (LOGIC DEVICES)
Next, we demonstrate two-input logic devices based on the linear operation of the microbeam resonator. Here, the logic input A = B = 0 is defined by V A = V B = 0 V, and the logic input A = B = 1 is defined by V A = V B = 25 V. Logic output states are represented by the S 21 transmission signal amplitudes, where a high (low) S 21 transmission signal at the on-resonance (off-resonance) state corresponds to the
logic output 1(0). Fig. 3 shows the frequency responses of the microbeam under different logic input conditions (AB = 00, 01, 10, or 11). In these experiments, the microbeam is biased with V DC = 35 V and driven by an ac signal of 0.04 V (rms) at 1-Torr pressure and at room temperature, where the resonator is operated in the linear regime with a quality factor Q = 270. As shown in Fig. 3 , the resonance frequency of the microbeam resonator for logic inputs AB = 00 is around 74.10 kHz (f 0 ). For logic inputs AB = 01 or 10, the resonance frequency shifts toward a higher value, around 74.50 kHz (f 1 ). Finally, for logic inputs AB = 11, the resonance frequency further increases to 74.90 kHz (f 2 ). Note that there are some differences between the experimentally measured and analytically obtained frequency values [Figs. 1(c) and 3], which can be attributed to the variations in the actual structure during fabrication and/or stress in the device layer that are not accounted for in the analytical model. Based on these characteristics of the proposed microresonator, NOR, XOR, and AND logic operations can be performed depending on the proper choice of the ac driving frequency. For example, if we drive the resonator at 74.10 kHz (f 0 ), the device will show high S 21 signal due to on-resonance state at this frequency, which corresponds to the logic output high (1) only for logic input AB = 00. For all other input conditions, the device will produce a low S 21 signal due to off-resonance signal, which corresponds to logic output low (0). This fulfills the truth table for a two-input NOR logic gate. The time response of the S 21 signal and logic input evolutions are presented in Fig. 4(a) , verifying the correct operation of the device as a NOR logic gate. Fig. 4(b) and (c) shows the time responses and corresponding logic inputs for XOR and AND operations, respectively. For the XOR operation, the device was actuated with an ac driving frequency of 74.50 kHz (f 1 ), whereas for the AND operation, the ac driving frequency was fixed at 74.90 kHz (f 2 ). Note that one can also build a NOT gate on the logic input A (for logic input B = 0) by choosing 74.10 kHz as the ac driving frequency. Similarly, a NOT gate operation on the logic input A can also be built by choosing 74.50 kHz as the ac driving frequency while setting the logic input B = 1. The time response for a NOT logic gate is not shown here for brevity. Increasing the number of logic input-output ports on a single device would enable more compact implementation of digital logic circuits that has been demonstrated in NEMS-relay-based logic devices in [35] , and M/NEMS resonator-based logic devices in [21] , [25] , and [28] . For the current devices used in this paper, one can possibly increase the number of logic input ports by taking greater care during the design phase so that each logic input electrode has similar effect on the frequency tuning of the microbeam resonator thus enabling multi-input logic element. This can be achieved by optimal design of each electrode's length and its gap from the microbeam. Although, not applicable for all the logic gates, multi-input NOR and AND logic gates are possible to realize since the output is 1 for a single combination of the inputs for these two logic gates, regardless of the number of inputs. 
B. CASE STUDY 2 (MEMORY ELEMENT)
Next, we demonstrate a memory element based on the proposed microresonator. Fig. 5(a) shows the experimental setup. Here, we apply an ac actuation voltage of 0.22 V (rms) to induce the nonlinear response. Fig. 5(b) shows the nonlinear response of the microbeam resonator with different V W 1 and V W 0 voltage values, where V W 1 and V W 0 are defined as the ''Write 1'' and ''Write 0'' pulses, respectively. All the curves are measured in forward and reverse frequency sweeps to demonstrate the hysteresis frequency band. With an increase in the ac voltage, the edge of the resonance peak shifts toward higher resonance frequency due to the mid-plane stretching effect (hardening) [34] . The responses demonstrate a noticeable hysteresis, creating a range of frequencies in which the beam is bi-stable, which can be used to implement the proposed mechanical memory. Note here that such hysteresis behavior on a nonlinear M/NEMS resonator has been thoroughly explored in the literature to construct memory-like elements [12] , [16] , [17] , [20] , [23] , [24] , [26] - [28] . However, in this paper, we propose for the first time two separate ports for the ''Write 1'' and ''Write 0'' signals that might provide design flexibility for building an array of such memory elements. By applying
, the hysteresis window shifts toward higher or lower frequency values. These properties are used to constitute the set/reset operation of the memory device, which will be explained in detail in the following sections. We choose the ac driving frequency of 74.92 kHz for the demonstration of memory operation, shown as a dashed line in Fig. 5(b) . Here, we define the high vibrational state [shown as red circle in Fig. 5(b) ] in the hysteretic frequency response (for V W 1 = V W 0 = 0 V) that corresponds to high S 21 signal as the memory state ''1.'' Similarly, we define the low vibrational state [shown as green circle in Fig. 5(b) ] that corresponds to low S 21 signal as the memory state ''0.'' Next, we demonstrate the mechanical memory operation of the split electrode clamped-clamped microbeam resonator. At the operating frequency of 74.92 kHz [shown as a dashed line in Fig. 5(b) ], the resonator has two stable vibrational states (green and red circles) under zero voltage loads at the write electrodes, V W 1 = V W 0 = 0 V. In the beginning of the memory operation, the device is set at memory ''0'' [State 1 in Fig. 5(b) ], which corresponds to −83 dB of S 21 transmission signal, measured simultaneously via the network analyzer. To set the memory ''1'' state, we momentarily apply V W 1 = 15 V (V W 0 = 0 V) at the Write 1 electrode. This shifts the resonance frequency of the microbeam toward higher values, as shown in Fig. 5(b) , hence, shifting the hysteretic frequency band toward higher frequency. However, at 74.92 kHz, which is the chosen driving frequency for the electrostatic actuation, the resonator vibrates with high amplitude, State 2, black circle in Fig. 5(b) . Hence, upon removing the Write 1 voltage pulse (V W 1 = 0 V), the resonator jumps to the high amplitude state (memory ''1''), which corresponds to −75 dB of S 21 signal, State 3, red circle in Fig. 5(b) due to appropriate initial conditions. The resonator will be locked to this state indefinitely until some changes are introduced in the operating conditions. This completes the set operation of the memory device to the ''1'' state.
Next, to reset the memory to ''0'' state, we apply the Write 0 voltage pulse, V W 0 = −25 V at the Write 0 electrode while V W 1 = 0 V. This decreases the resonance frequency of the structure, thereby shifting the hysteretic frequency band toward lower values, as shown in Fig. 5(b) . For this condition, the resonator vibrates with low amplitude, State 4, represented by a yellow circle in Fig. 5(b) . Hence, upon removing the Write 0 voltage pulse (V W 0 = 0 V), the resonator will regain the memory ''0'' state [State 1, the green circle in Fig. 5(b) ]. This completes the reset operation of the memory device to memory ''0'' state. We also performed the sequential switching operation of the memory device to verify the repeatability of the set/reset operations, as depicted in Fig. 6 . From the initial memory state of ''0,'' the resonator is set to the ''1'' state by an appropriate write signal (V W 1 = 15 V and V W 0 = 0 V). Again, by a subsequent write signal (V W 0 = −25 V and V W 1 = 0 V), the memory state is reset to ''0.'' We observed controlled set/reset operations between the memory states without any undesired switching events.
III. DISCUSSION
An accurate assessment of the merits of micro/nanoresonatorsbased computing blocks requires careful consideration of several technological aspects, such as, frequency stability, logic/memory operation speed, retention time, and energy cost. These aspects will be thoroughly discussed in the following sections.
The stability of the resonance frequency of the microbeam under a fixed driving frequency for a particular logic input combination guarantees a successful logic operation. Similarly, frequency stability is crucial for successful [(0,0), (0,1), and (1,1) ]. memory operation. Hence, an insight on the frequency fluctuations is of pivotal importance. For this, the Allan deviation was measured in an open-loop configuration. The measurements are carried out by fixing the driving frequency corresponding to each input binary condition and closely examining the phase variations for a certain period of time. The measured phase fluctuations were then transformed into frequency fluctuations by multiplying with the measured slope (∂ϕ/∂f ) from the phase response of the resonator. We obtained N samples of the resonance frequency of the resonator, f 1 ...f N , each averaged over integration time, τ 0 . The Allan deviation for this integration time is then defined as [36] , [37] 
To obtain the frequency stability for higher integration times from the same set of frequency samples, we followed the standard method in [36] . Fig. 7 shows the Allan deviations with respect to integration time for the (0,0), (0,1), and (1,1) input binary conditions. The data for (1,0) logic condition is similar, hence, not included for brevity. The maximum Allan deviation is 1.41 × 10 −4 , which corresponds to a frequency fluctuation of ±11 Hz around the driving frequency for (1,1) binary input condition. These fluctuations are well within the bandwidth of the resonator ( f ∼ 278 Hz); hence, they should not affect the logic operations. Similarly, the memory operation will be unaffected by this range of frequency fluctuations and memory states will be retained for an indefinite time as long as the system is provided with the required dc bias and ac actuation signal [29] .
The sensitivity of the proposed device to temperature variations is another important factor that needs to be addressed. For the resonance frequency chosen as the operating frequency, the device will perform the desired logic/memory operation successfully as long as the frequency shift due to the change in the ambient temperature lies within ±138 Hz, the bandwidth of the resonator. We estimated the frequency shift due to temperature change according to f (T ) = f 0 (1 + TC f (T − T 0 )), where TC f = −30 ppm per • C, is the temperature coefficient of frequency for silicon resonators [38] , [39] , f 0 is the resonance frequency at T 0 = 25 • C, and f (T ) is the resonance frequency at temperature T . For the ambient temperature change between −36 • C and +86 • C from room temperature at 25 • C, the frequency shift is estimated to be f shift = ±138 Hz, which is within the bandwidth of the resonator. Hence, the device will perform the desired logic/memory operations successfully within this range of temperature variations. Additional temperature compensation scheme would be necessary to perform successful logic/memory operations beyond this temperature range for the current device.
Another important aspect is the maximum operation speed of the logic/memory device. This will be determined by the mechanical transition time (Q/f ) [15] , which is ∼3.6 ms for the current devices. Note that the operation speed of the device needs significant improvement for practical applications. The transition time could be reduced by decreasing the quality factor and increasing the resonance frequency. However, decreasing the Q will adversely affect the signal-tonoise ratio, hence, more logical choice would be to increase the resonance frequency of future generation of devices with proper choice of structural materials and optimization of the device dimensions. With NEMS resonators reaching gigahertz frequency range, operation speed in megahertz range is not principally out of reach [40] .
Energy cost per logic/memory operation is an another important aspect that needs careful consideration. The total energy (E total ) cost consists of the switching energy per logic/memory operation (E switch ) and the ac activation energy (E ac ) to drive the microresonator. Thus the total energy cost of an operation can be evaluated as
where C is the overlap capacitance between the split electrodes and the microbeam, V A and V B are the logic input voltages, V is the ac driving voltage, Z is the impedance of the microresonator at resonance including the parasitic impedances, and t s is the switching time.
For the logic device, the switching energy is E switch ∼ 5.34 pJ, where, C ∼ 9.56 fF. The capacitive energy cost per set/reset operation for the memory device is estimated to be around 4 and 12 pJ, respectively. A closer look at (9) reveals that the switching energy cost can be significantly reduced by decreasing C and operational voltages. A switching energy cost of only 10 −17 J, better than 10 −15 J switching energy of current CMOS transistors [41], has already been reported in [25] , where the device operates on similar electrostatic spring softening effect on the resonance frequency due to change in dc bias voltage on the microbeam. Hence, a careful device design would certainly help to reduce the E switch of current devices to the level where it can be at least on par with the current CMOS transistors.
Next, to evaluate the E ac one should estimate the microresonator impedance, Z . Toward this, we measure the insertion loss by terminating the resonator output directly to the network analyzer input port (load of 50 ) without the LNA [42] . Based on the measured insertion loss (75 dB) and using (11) , the microresonator impedance Z is estimated to be ∼280 k . Note that the microresonator impedance Z comprises two impedance branches in parallel, the motional impedance and the parasitic impedance. While the motional impedance of these microresonators is in megaohm range, the parasitic impedance is in hundreds of kiloohm range. The parasitic impedance is mainly due to parasitic capacitances between the input and the output ports, estimated to be ∼7 pF for these devices. The ac energy cost E ac of ∼20 pJ is estimated as per (10) for V = 0.04 V (rms), and t s = 3.6 ms. Note here that the measured results are obtained by sensing only from the sense electrode, which neglects the contributions from other two electrodes (logic electrodes). Thus, an ac energy cost of ∼60 pJ per logic operation can be a reasonably conservative approximation. We note that the total energy cost per logic operation, E total ∼ 65 pJ, is dominated by E ac for running the microresonator. For the memory device, this cost is in the range of hundreds of picojoules. This ac energy cost can be significantly reduced by increasing the microresonator impedance Z , and decreasing the switching time. For example, a switching time of microsecond (using gigahertz resonators) will reduce the energy cost to 10 −15 J level (comparable to CMOS transistors) while a further decrease in the ac energy level can be achieved by optimizing the devices wiring schemes to minimize the parasitic signal paths. Note that to cascade several of these devices in series to construct more complex logic circuits, preconditioning of the output ac signal (amplification and rectification to dc signal) of the previous stage is a necessary prerequisite before it can be used as the input signal for the next stage. This will demand additional energy consumption. For the current device and switching speeds, the required energy/operation of the signal conditioning blocks can be estimated around 100 pJ if simple ultralow power on-chip amplifiers are used. With careful device engineering and using gigahertz resonators, the energy cost can be reduced by 3-4 orders of magnitude.
An important point that must be considered when we compare the energy cost of microresonator-and CMOS-based logic circuits is the fact that, in general, the implementation of logic circuits with microresonators is potentially less complex and the same logic function can be realized with fewer number of devices. For instance, while the XOR, NAND, and AND gates are implemented with eight, four, and six transistors, respectively, the same gates can be implemented VOLUME 3, 2017 with one, two, and one microresonators. While these are a few simple logic examples, in order to take advantage of the potential lower complexity, a thorough study of fan-in/out of devices must be performed and an optimized custom standard cell library, tailored for microresonator logic devices, must be developed. It should be noted that the reduction of complexity will become even more significant if the device is improved and scaled to enable multi-input microresonator logic elements. A fair comparison of the energy cost of two technologies must consider this reduced complexity of microresonator technology on the circuit and system levels, rather than a mere device level comparison.
One of the other concerns is regarding the required dc voltage supplies (V DC , V A /V B , and V W 1 /V W 0 ) for practical device operations. These voltages can be reduced to an acceptable level (∼5 V or less) by reducing the gap between the microbeam and the electrodes. However, optimized values of the beam dimensions and the gap are required in order to avoid any stiction issues.
One note here worth mentioning regarding the potential error in the readout of the logic output states as the noise on S 21 signal might cause occasional false readouts. By increasing the separation between the high and low of S 21 signal levels, for example, by increasing the quality factor and increasing the forcing, the possibility of false readout can be minimized. Also, the noise in the readout can be potentially reduced by using more efficient motion detection techniques, such as frequency downmixing [43] and FET detection [44] , which needs further consideration.
An important aspect of the device demonstrated here is that the logic inputs or the set/reset voltage pulses are provided through the split electrodes, which can be applied to a number of devices in parallel similar to transistor-based logic circuits. Moreover, compared to the previously demonstrated logic devices based on electrothermal actuation [27] - [31] , the scheme presented in this paper presents a major step forward toward reduction of energy per logic/memory operation by eliminating the need for constant flow of dc current in the device. Excluding the energy cost for supporting electronics, these devices cost approximately tens of picojoules of energy per logic/memory operation, and shows the prospect for a unified conceptual framework for alternative computation in the electromechanical domain.
IV. CONCLUSION
We have demonstrated two-input logic devices and mechanical memory element based on a clamped-clamped microresonator, where the resonance frequency of the structure is modulated through dc voltages applied to partial electrodes. While the hardening nonlinearities of the microbeam are exploited for the dynamic memory operation, a similar structure has been utilized to demonstrate two-input logic devices by working in the linear regime. The device operation speed is limited to hundreds of hertz mainly due to low structural frequency, which can be improved further by proper design optimizations and scaling. The energy cost per logic/memory operations for this devices are in tens of picojoules, excluding additional energy cost for supporting electronics, which is encouraging for further research in this direction. Moreover, all the logic and memory applications are demonstrated using similar devices and principles, presenting a unified design framework for micro/nanoresonator-based computing, which does not exist at present. We have shown that the complexity of the microresonator-based logic circuits and the number of devices required for a specific function can potentially be lower compared to the transistor-based circuits, leading to savings in energy and chip area. In order to realize such savings, a careful study of device scalability, fan-in and fan-out limitations, and eventually development of a custom standard microresonator cell library is required. Finally, these siliconbased memory/logic devices operate at room temperature, at moderate vacuum level and have the prospect for on-chip integrated system development that may provide unprecedented advantages of miniaturization and integration. 
